- Designed for Signaling Rates $\dagger$ Up to 150 Mbps
- Low-Voltage Differential Signaling With Typical Output Voltage of 700 mV and a 100- $\Omega$ Load
- Propagation Delay Time of 2.3 ns , Typical
- Single 3.3-V Supply Operation
- One Driver's Power Dissipation at 75 MHz, 50 mW , Typical
- High-Impedance Outputs When Disabled or With $\mathrm{V}_{\mathrm{CC}}<1.5 \mathrm{~V}$
- Bus-Pin ESD Protection Exceeds 12 kV
- Low-Voltage CMOS (LVCMOS) Logic Input Levels Are 5-V Tolerant


## description

The SN65LVDM31 incorporates four differential line drivers that implement the electrical characteristics of low-voltage differential signaling. This product offers a low-power alternative to $5-\mathrm{V}$ PECL drivers with similar signal levels. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 540 mV into a $100-\Omega$ load when enabled by either an active-low or active-high enable input.
The intended application of this device and signaling technique is for both point-to-point and multiplexed baseband data transmission over controlled impedance media of approximately $100 \Omega$. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDM31 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
FUNCTION TABLE

| INPUT | ENABLES |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| A | G | $\bar{G}$ | Y | Z |
| H | H | X | H | L |
| L | H | X | L | H |
| H | X | L | H | L |
| L | X | L | L | H |
| X | L | H | Z | Z |
| Open | H | X | L | $H$ |
| Open | X | L | L | $H$ |

## equivalent input and output schematic diagrams



## absolute maximum ratings over operating free-air temperature (unless otherwise noted) $\dagger$

Supply voltage range (see Note 1) $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 4 V
Input voltage range, Inputs ..... -0.5 V to 6 V
Y or Z ..... -0.5 V to 4 V
Electrostatic discharge, (see Note 2): Y, Z, and GND ..... Class 3, A:12 kV, B:600 V
Continuous power dissipation ..... See Dissipation Rating Table
Storage temperature range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Lead temperature $1,6 \mathrm{~mm}$ ( $1 / 16 \mathrm{inch}$ ) from case for 10 seconds ..... $260^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
2. Tested in accordance with MIL-STD-883C Method 3015.7.

DISSIPATION RATING TABLE

| PACKAGE | $\mathbf{T}_{\mathbf{A}} \leq \mathbf{2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | OPERATING FACTOR $\ddagger$ <br> ABOVE $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{T}_{\mathbf{A}}=\mathbf{8 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: |
| D | 950 mW | $7.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 494 mW |

$\ddagger$ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
recommended operating conditions

|  | MIN | NOM | MAX |
| :--- | ---: | ---: | :---: |
| UNIT |  |  |  |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | 3 | 3.3 | 3.6 |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | 2.0 |  | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ |  | V |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | -40 | 0.8 | V |

electrical characteristics over recommended operating conditions (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYPt | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \|VOD| | Differential output voltage magnitude | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, | See Figure 2 | 540 | 700 | 860 | mV |
|  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega$, | See Figure 2 | 270 | 350 | 430 |  |
| $\Delta \mid \mathrm{V}_{\text {OD }}$ | Change in differential output voltage magnitude between logic states | See Figure 2 |  | -25 | 0 | 25 | mV |
| VOC(SS) | Steady-state common-mode output voltage | See Figure 3 |  | 1.14 | 1.2 | 1.3 | V |
| $\Delta \mathrm{V}_{\mathrm{OC}}$ (SS) | Change in steady-state common-mode output voltage between logic states |  |  | -30 | 0 | 30 | mV |
| VOC(PP) | Peak-to-peak common-mode output voltage |  |  |  | 70 | 100 |  |
| ICC | Supply current | Enabled, No load | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 6 | 10 | mA |
|  |  | Enabled, $R_{L}=100 \Omega$ |  |  | 35 | 40 |  |
|  |  | Disabled |  |  | 0.5 | 0.7 |  |
| IIH | High-level input current | $\mathrm{V}_{\mathrm{IH}}=3 \mathrm{~V}$ |  | -10 | 3 | 10 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  | -10 | 0 | 10 | $\mu \mathrm{A}$ |
| Ios | Short-circuit output current | $\mathrm{V}_{\mathrm{OY}}$ or $\mathrm{V}_{\mathrm{OZ}}=0 \mathrm{~V}$ |  |  | 7 | 10 | mA |
|  |  | $\mathrm{V}_{\mathrm{OD}}=0 \mathrm{~V}$ |  |  | 7 | 10 |  |
| loz | High-impedance state output current | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IO(OFF) | Power-off output current | $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=3.6 \mathrm{~V}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |

$\dagger$ All typical values are at $25^{\circ} \mathrm{C}$ and with a $3.3-\mathrm{V}$ supply.

## switching characteristics over recommended operating conditions (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tpLH | Propagation delay time, low-to-high-level output | See Figure 4 | 1.8 | 2.3 | 2.9 | ns |
| tphL | Propagation delay time, high-to-low-level output |  | 1.8 | 2.3 | 2.9 | ns |
| tr | Differential output signal rise time |  | 0.4 | 0.6 | 1.0 | ns |
| $\mathrm{tf}_{\text {f }}$ | Differential output signal fall time |  | 0.4 | 0.6 | 1.0 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{p})$ | Pulse skew (\|tPHL - tPLH|) |  |  | 50 | 350 | ps |
| tsk(0) | Channel-to-channel output skew (see Note 3) |  |  |  | 200 | ps |
| $\mathrm{t}_{\text {sk }}(\mathrm{pp})$ | Part-to-part skew (see Note 4) | See Figure 5 |  |  | 1 | ns |
| tpZH | Propagation delay time, high-impedance-to-high-level output |  |  | 6 | 15 | ns |
| tPZL | Propagation delay time, high-impedance-to-low level output |  |  | 6 | 15 | ns |
| tphz | Propagation delay time, high-level-to-high-impedance output |  |  | 6 | 15 | ns |
| tplZ | Propagation delay time, low-level-to-high-impedance output |  |  | 6 | 15 | ns |

NOTES: 3. $\mathrm{t}_{\mathrm{sk}}(0)$ is the maximum delay time difference between drivers on the same device.
4. $\mathrm{t}_{\mathrm{sk}}(\mathrm{pp})$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Driver Voltage and Current Definitions


Figure 2. VOD Test Circuit


NOTE: All input pulses are supplied by a generator having the following characteristics: $t_{r}$ or $t_{f} \leq 1 \mathrm{~ns}$, pulse repetition rate (PRR) $=0.5 \mathrm{Mpps}$, pulse width $=500 \pm 10 \mathrm{~ns}$. $\mathrm{C}_{\mathrm{L}}$ includes instrumentation and fixture capacitance within $0,06 \mathrm{~mm}$ of the DUT. The measurement of $\mathrm{V}_{\mathrm{OC}}(\mathrm{PP})$ is made on test equipment with a -3 dB bandwidth of at least 300 MHz .

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage

## PARAMETER MEASUREMENT INFORMATION

Input


NOTE: All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}}$ or $\mathrm{t}_{\mathrm{f}} \leq 1 \mathrm{~ns}$, pulse repetition rate (PRR) $=50 \mathrm{Mpps}$, pulse width $=10 \pm 0.2 \mathrm{~ns}$. $\mathrm{C}_{\mathrm{L}}$ includes instrumentation and fixture capacitance within $0,06 \mathrm{~mm}$ of the DUT.

Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal


NOTE: All input pulses are supplied by a generator having the following characteristics: $\mathrm{t}_{\mathrm{r}}$ or $\mathrm{t}_{\mathrm{f}} \leq 1 \mathrm{~ns}$, pulse repetition rate $(\mathrm{PRR})=0.5 \mathrm{Mpps}$, pulse width $=500 \pm 10 \mathrm{~ns}$. $C_{L}$ includes instrumentation and fixture capacitance within $0,06 \mathrm{~mm}$ of the DUT.

Figure 5. Enable and Disable Time Circuit and Definitions

TYPICAL CHARACTERISTICS
SUPPLY CURRENT
vs
FREQUENCY


Figure 6


Figure 7

HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT


Figure 8

## TYPICAL CHARACTERISTICS

LOW-TO-HIGH LEVEL PROPAGATION DELAY TIME
vs


Figure 9

HIGH-TO-LOW LEVEL PROPAGATION DELAY TIME
VS


Figure 10

## MECHANICAL DATA

D (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-012

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

